Regviz

Microchip Technology /ATSAML11D14A /SUPC /INTENSET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTENSET

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAML11E14A/SUPC/INTENSET#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BOD33RDY)BOD33RDY 0 (BOD33DET)BOD33DET 0 (B33SRDY)B33SRDY 0 (BOD12RDY)BOD12RDY 0 (BOD12DET)BOD12DET 0 (B12SRDY)B12SRDY 0 (VREGRDY)VREGRDY 0 (VCORERDY)VCORERDY 0 (ULPVREFRDY)ULPVREFRDY

Description

Interrupt Enable Set

Fields

BOD33RDY

BOD33 Ready
BOD33DET

BOD33 Detection
B33SRDY

BOD33 Synchronization Ready
BOD12RDY

BOD12 Ready
BOD12DET

BOD12 Detection
B12SRDY

BOD12 Synchronization Ready
VREGRDY

Voltage Regulator Ready
VCORERDY

VDDCORE Ready
ULPVREFRDY

ULPVREF Voltage Reference Ready

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data